Performance analysis of asymmetric packet switch modules with channel grouping

Soung Liew, Kevin Lu

Research output: Contribution to journalConference articlepeer-review

9 Scopus citations

Abstract

An analysis is presented of a class of asymmetric packet-switch modules with channel grouping. The switch modules are studied because they are the key building blocks in large multistage switch architectures. The switch module considered has n inputs and m outputs. A packet destined for a particular output address (out of g) needs to access only one of the r available physical output ports: m = gr. Input-buffered, output-buffered, and unbuffered switch modules are studied. The results show that increasing the number of output ports per output address (r) can significantly improve the performance of buffered as well as unbuffered switch modules. For acceptable performance, the difference in throughput between buffered and unbuffered switch modules is considerable. For buffered switch modules, an interesting observation is that although output-buffered switch modules have significantly better delay performance than input-buffered switch modules when n = gr, the performance difference is diminished as one deviates from these switch dimensions.

Original languageEnglish
Pages (from-to)668-676
Number of pages9
JournalProceedings - IEEE INFOCOM
StatePublished - 1990
EventProceedings of IEEE INFOCOM '90: Ninth Annual Joint Conference of the IEEE Computer and Communications Societies - San Francisco, CA, USA
Duration: 3 Jun 19904 Jun 1990

Fingerprint

Dive into the research topics of 'Performance analysis of asymmetric packet switch modules with channel grouping'. Together they form a unique fingerprint.

Cite this